A/cm 2 , about two orders of magnitude higher than previous graphene/insulator/graphene tunneling transistor at the same on/off ratio.
Introduction
Graphene has emerged as an exciting electronic material due to its unique electronic properties and atomically thin geometry. [1, 2] However, graphene has zero intrinsic band gap, thus
can not be directly used as the active channel material for logic transistors with sufficient on/off 3 current ratio. Alternatively, with a finite density of states, tunable work-function and optical transparency, graphene can function as a tunable contact to create a new generation of electronic and optoelectronic devices. [3] [4] [5] [6] [7] [8] [9] [10] In particular, the graphene/silicon heterostructure devices have attracted considerable recent interest. A unique feature in these devices is that the tunable work function of graphene produces a tunable barrier height across the graphene-silicon interface, which makes the graphene/silicon junction a great platform for the investigation of interface transport mechanisms as well as diverse device applications such as barristors, [11] photodetectors, [12] [13] [14] [15] high-speed modulators, [16] solar cells, [17] [18] [19] [20] [21] and chemical sensors. [22, 23] However, the studies to date are largely limited to the heterostructures between graphene and low-doped silicon with a considerable Schottky barrier, and the thermionic emission is believed to dictate the carrier transport process. The tunneling mechanism of native oxide is still unexplored. [20, 24] Here we report a new type of device based on heterostructures formed between graphene and highly doped silicon. By varying the doping level in silicon and the measuring temperature, we can clearly distinguish the competing carrier transport mechanism between thermionic effect through depletion region and the tunneling effect through the native oxide. Furthermore, we
show that the tunneling current across the heterostructure can be effectively modulated by external gate electric field due to the unique tunable work function of graphene, resulting in a vertical tunneling transistor. Benefited from the high carrier density in the highly doped silicon, 4 the tunneling transistor could deliver a current density over 20 A/cm 2 , which is about two orders of magnitude higher than previously reported graphene/insulator/graphene tunneling transistors with a similar on/off ratio. [3, [25] [26] [27] [28] Alternatively, with the ultrathin silicon oxide as the gate dielectric and highly doped silicon as the gate, we observe a strong bias-induced gating effect within the graphene transistor. Our studies demonstrate that the interfacial native oxide plays a crucial role in governing the carrier transport in graphene-silicon heterostructures, and can enable the creation of a new graphene-based tunneling transistors. Figures 1a and 1b show the schematic fabrication process and the device structure. To fabricate the device, a 20 µm ×10 µm window was first defined on 300 nm thick silicon oxide via electron-beam lithography and etched using buffered oxide etcher (BOE), exposing the highly doped p-type silicon (~10 20 /cm 3 ). The CVD-grown graphene [29] is then transferred onto the silicon surface using standard wet transfer technique. Next, graphene is etched into 10 µm wide stripes and contacted with drain electrode (D) (Cr/Au: 20/50 nm). The source electrode (S)
Device fabrication
is achieved by Ohmic indium contact on the back-side of the highly doped silicon substrate. The effective device area is defined by the overlapping junction area between graphene and silicon, and is 10 µm ×10 µm. This value is used to calculate the current density throughout the following sections.
It is well known that a thin layer of native oxide grows on silicon when exposed to the ambient conditions. In our experiment, the native oxide thicknesses were measured by ellipsometer (Gaertner Scientific, +/-0.3 nm) to be 0.78 nm on fresh silicon, consistent with previous literature [20, 30] . However, because contamination of graphene with water or residual 6 impurities during the transfer is usually inevitable, the native oxide layer between graphene and silicon can grow further. To investigate the role of the native oxide in device characteristics, a sequence of electrical measurement is performed during the device fabrication process. First, the as-fabricated two-terminal device was immediately measured in vacuum environment (Fig. 1a (ii)). A relatively small current density around 0.1 A/ cm 2 is observed across the graphene/silicon junction at 1 V bias (red line in Fig. 1c ) due to the native oxide formed during the device fabrication process. Accordingly, we introduced a post-fabrication BOE treatment step to reduce the oxide between graphene and Si by dipping the device into BOE for another 20 s. The BOE solution can penetrate through the defective sites in graphene and etch the oxide layer between graphene and silicon [21] (Fig 1a (iii) ), resulting in more than two orders of magnitude increase in current across the graphene-Si junction (green line in Fig. 1c ). Finally, after the BOE treatment, we immediately deposit 20 nm Al2O3 as gate dielectric and Cr/Au (20/50 nm) as gate electrode.
The source drain current decreased slightly after the gate fabrication process (blue lines, Fig. 1c) , and remains relatively stable with additional one-week exposure in the air (black line, Fig. 1c ),
indicating that the gate dielectric and metal electrode can considerably slow down the further oxidation of silicon.
Results and discussion
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The temperature dependent electrical transport properties of the final devices are measured using Physical Property Measurement System (PPMS, Quantum Design, Inc.). We first probed the two-terminal output curve without gate voltage, where graphene is used as the drain (D) electrode and the highly doped silicon is grounded as the source (S) electrode. The graphene/Si junction displays a non-linear I-V curve ( Fig. 1C and Fig. S1 ), indicating an energy barrier in the charge transport process. In general, two mechanisms could contribute to the barrier between graphene and semiconductor: the Schottky barrier for thermionic emission, and tunneling barrier across the native oxide. [31] The relative contributions of these two mechanism depend on both the measurement temperature and the doping level of silicon. A standard criterion can be set by comparing the thermal energy (kT) to the characteristic energy parameter (E00) defined as [31] [32] [33] 
where N is the carrier concentration of silicon, m * is the effective mass, h is the Plank constant and εs is the permittivity of silicon. When E00< kT, thermionic emission dominates carrier transport; and when E00> kT, the tunneling process dominates the charge transport. In our case, the highly doped silicon with a carrier concentration around 10 20 /cm 3 is used, resulting in an E00~0.1 eV according to equation 1. This value is larger than kT even at room temperature 8 (kT300≈26 meV), indicating that the tunneling current dominate the transport throughout the temperature range from 300 K to cryogenic temperature. This is further supported by the temperature dependent measurements. Figure 2a shows the current as a function of temperature at various bias voltages, with the I-V curves at different temperatures shown in Fig. S1 . We found that the current is insensitive to the temperature at all bias voltages, confirming the carrier transport is dominated by the tunneling process. The tunneling barrier here consists of primarily native silicon oxide (~1 nm) and a thin depletion layer in silicon (<1 nm), and will be discussed in detail. To better understand the competing relationship between native oxide and depletion region, we have also fabricated the control sample on lightly doped silicon substrate, where 8 μm thick p-type (~10 15 /cm 3 ) silicon is epitaxially grown on p ++ substrate. The epitaxial wafer with highly doped substrate is used here to reduce the series body and contact resistance from the substrate. The temperature dependent measurements ( Fig. 2b ) of the resulting device show a clear crossover (Tcross) from an exponential temperature dependence at high temperature regime to a very weak temperature dependence at low temperature, suggesting two different dominating transport mechanisms at different temperature regime. With lightly doped silicon, the depletion region is much wider (~700 nm in this case) and the tunneling probability is greatly reduced.
Thus, at high temperature > Tcross, the carriers are thermally activated to cross this depletion barrier and subsequently tunnel through the thin native oxide layer (Fig. 2b, inset) . As a result, the source-drain current decreases exponentially with the temperature in this regime. Upon reduction of temperature below Tcross, the carriers do not have enough thermal energy to overcome the Schottky barrier anymore. At this point, carrier transport is dominated by the tunneling process through depletion region and the native oxide, with much lower current and little temperature dependence.
Next, we examined the gate modulation effect on the tunneling current in graphene/highly-doped silicon heterostructure. The output characteristics at different gate voltages clearly show an increase of source-drain current with decreasing gate voltage towards negative direction (Figure 3c ), mimicking a p-type transistor behavior. This is consistent with ptype silicon used here, with the holes as the majority tunneling carriers. The tunneling device showed a current density of 20 A/cm 2 at the bias of 1 V, which is about 2 orders of magnitude larger than the previously reported graphene/ insulator/graphene devices at similar on/off ratio [3, [25] [26] [27] [28] . The large current density can be attributed to the p ++ -silicon used here, which has a larger density of states compared with graphene used previously, leading to a greatly increased tunneling probability (see the equation 4 in the discussion below). It should be noted that the achievement of a large current density is central to the performance of a tunneling transistor because the intrinsic delay of a transistor (τ = CV/I) is inversely proportional to the deliverable current density. Moreover, the on/off ratio in our device is typically 50 to 100 under 1 V bias (Fig. 3c, 3d ), comparable with previous reported vertical tunneling devices. Further increasing the bias voltage will increase the current density, yet at the sacrifice of the on-off ratio. At the bias voltage of 2 V, the Ids-Vg curve shows a maximum current density over 100 A/cm 2 with a smaller on-off ratio less than 10. In general, the gate voltage applied across the vertical junction can modulate the work function of the graphene (Fig. 3a, b) , as well as the charge concentration on the silicon surface (depletion/accumulation) and therefore the relative tunneling barrier across the graphene and silicon junction. [34] As shown in schematic band diagram (Fig. 3a) , a positive gate voltage reduces the work function of graphene, thus increases barrier between graphene and SiO2 (φgra) for hole transport. Additionally, a positive gate voltage could deplete p-type silicon surface, resulting in a depletion layer as an additional tunneling barrier ( Fig. 3a and 3e) . Together, these two effects suppress the tunneling probability and reduce the amplitude of the tunneling current to result in an OFF state (Fig. 3c , purple curve). Sweeping gate voltage toward the negative direction increases the work function of graphene, which in turn reduces the hole tunneling barrier height with the silicon oxide (φgra). Additionally, with a negative gate voltage, the silicon surface is also switched to the accumulation region without additional barriers. Together, the negative gate voltage can greatly enhance the tunneling current and switch the device into an ON state (Fig. 3c, black curve) . Moreover, n-type vertical tunneling transistor with the opposite 13 transfer behavior is also observed in graphene/n ++ -Si heterostructure (Fig. S2) , where the polarity of the transfer curves is reversed because the electrons become the majority tunneling carriers.
To quantitatively analyze the gate-dependent tunneling current in our graphene/p ++ -Si junction, we have modeled our structure using Gauss's Law to account for the charge balance in the vertical structure (Supplementary information 3) . With this approach, the tunneling barrier height under zero bias can be calculated and plotted (Fig. 3e) . At a positive gate voltage of 4 V, the barrier height at the graphene side (φgra) is around 3.44 eV and that at the silicon side (φsi) is around 2.96 eV. The depletion width of the highly doped silicon is around 0.8 nm according to the equation:
This depletion layer result in an additional parabola shaped tunneling barrier. Here ε is the permittivity of SiO2 and Fb is the electric field across the native oxide. At the negative gate voltage of -4 V (Fig. 3e, red curve) , the graphene is p-doped, resulting a smaller work function (φgra~2.91 eV). Additionally, the surface of silicon is under accumulation without band bending and the φsi is 2.8 eV. After quantitatively analyzing the tunneling band structure, the tunneling transmission coefficient can be modeled using WKB approximation (see Supplemental information 4) according to the equation 3:
where * is the effective electron mass, ћ is the reduced Plank constant, d is the thickness of native oxide plus depletion region width, and ∆( ) is the hole barrier height as plotted in Figure   3e . Using the calculated tunneling coefficient, we can model our tunneling current according to
I ∝ ∫ (E-eV) (E) T(E) [f(E-eV)-f(E)]
where the DOSSi, DOSgra refer to the density of states of silicon and graphene, respectively. We found that the Dirac point's position of graphene is strongly dependent on the source-drain bias, indicating a large drain-induced gating effect. At Vds=-1 V, the whole channel has negative potential, where the grounded silicon has relative higher potential than the channel with Vbgdrain>0. At this point, the channel is n-doped by back gate and the Dirac point is shifted to negative (-3.17 V) direction. The opposite is true for Vds>0, where the Dirac point is shifted to 0.94 V at Vds=1 V. It should be noted that the observed bias induced gating effect is much stronger than that reported previously, [35] due to the ultra-thin native oxide (~1 nm) as back gate dielectric. In order to confirm this, we have fabricated the same device with different oxide 16 thickness. The oxide is thermally grown intentionally before graphene is transferred and the thickness is measured using ellipsometer. The bias induced gating effects for the devices with different oxide thickness are summarized in Figure 4c . It is apparent that this effect is negligible on 300 nm thick SiO2 and becoming more pronounced with thinner silicon oxide (Supporting information 6).
Conclusion
In summary, we have presented a new vertical tunneling device structure based on graphene, native oxide and highly doped silicon. By using highly doped silicon, we demonstrate that the carrier transport across the graphene/Si heterostructure is dominated by tunneling effect through the native oxide. We further show that the tunneling current can be effectively modulated by the external gate electrical field, resulting in a vertical tunneling transistor.
Benefited from large density of state in highly doped silicon, the tunneling transistor could deliver a current density over 20 A/cm 2 at 1 V bias, while retaining an on-off ratio up to 100. Our observation suggests that the doping concentration and interfacial native oxide are crucial in graphene-silicon hybrid system, which could lead to a new pathway to graphene-based tunneling transistors, as well as a better understanding of the tunneling barrier in two-dimensional vertical heterostructures. 
Simulation of graphene/p ++ tunneling barrier band structure:
In order to decide the graphene/p ++ tunneling barrier band structure, first we calculate the Fermi energy, E f , of the monolayer graphene relative to its Dirac point. When E f >0, the graphene is ndoped, and vice versa. The Fermi level of highly doped silicon is assumed to coincide with valence band edge of Si and with conduction band edge for n ++ silicon 1 . The potential difference between graphene and gate electrode, V -V g , contains contributions from 3 sources: first, the difference of work function φ in two materials, i.e. the flat band voltage; second, the potential drop caused by electric field F g in the dielectric Al 2 O 3 ; finally, shift of the graphene's Fermi level relative to its Dirac point, (i.e. the quantum capacitance contribution). As a result, we have the following equation:
Here φ is the work function of the material in electron volt and d Al 2 O 3 is the thickness of the
Similar argument can also be applied when writing down the potential difference between the graphene and ground if we also account for the depletion effect in Si. Take p ++ Si as an example.
When F b >0, net negative charges will be present at the interface between Si and SiO 2 . This will lead to a depletion region of finite width across which there will also be a voltage drop 1 . The relation between the electric field F b in SiO 2 and the voltage drop φ depletion across the depletion region is:
for p ++ Si and
is the dielectric constant of the SiO 2 and N poly is the dopant concentration in Si. Then S1 can be written as:
The electric field F g in Al 2 O 3 , and F b in SiO 2 can be related to the induced carrier density in graphene layer by Gauss's Theorem as follows:
λ is the carrier concentration value (p or n). "+" sign is picked in positively doped case when E f <0 and "-" sign is picked with negative doping when E f >0.
The electronic property of graphene leads to the description of its carrier concentration λ with E f as follows:
, which is a result of graphene's linear dispersion relation and 2-D nature of electrons [2] [3] [4] [5] . Note that these properties of graphene also implies that its density of states is proportional to the state's energy relative to Dirac point, a conclusion that will be used later.
Combining equations (S1) through (S4) yields a quartic equation that allows us to solve for E f under given device geometry and V , V g values. This equation is solved by numerical means using MATLAB R2009a.
With E f solved, we can plug it into equation (S1) to get F b .E f and F b then allow us to calculate depletion region's width (according to equation (2) From standard tunneling theory 6 , the hole tunneling current I can be written as follows:
where DoS stands for density of states, T is the tunneling coefficient and f(E) is the Fermi-Dirac distribution function.
As aforementioned, ℎ (E)>0 is proportional to the state's energy relative to Dirac point, i.e.
Here we assume that: (i) is a constant outside of its bandgap and shrinks to a smaller constant within the bandgap 7 (it is assumed to be zero). The ratio between two constants depends on the impurity energy levels within the bandgap and we used the value 0.2 in our simulation to
give a best fit; (ii) T(E) can be calculated by WKB method 8,9 when we consider both the oxide and depletion region tunneling:
where
is the standard WKB formula for quantum tunneling. The integration is carried out through the thickness of SiO 2 and ∆( ) is the height of the trapezoidal barrier, which can be obtained based on the band diagram acquired in section S3.
T (E) refers to the contribution of depletion region tunneling. The depletion region is simulated as a parabola shaped barrier with a height of φ depletion and T (E) is calculated in the same manner as in equation (S7) when there is depletion. In the case there is no depletion
Temperature is assumed to be small enough so that f(E) can be taken as step-like, i.e.
f(E)=1 when E<μ and f(E)=0 when E>μ (S8) 26 Finally, tunneling current I can be calculated with E f solved in section S3 and equations (S5)-(S8).
Finite element method calculation of the bias-induced gating effect
In order to decide the potential distribution and the average potential in the channel, the graphene channel is treated 1-dimensionally and evenly divided into N elements. Each element acts as a resistance in the circuit model, whose value is modulated by the local gate voltage it "feels", i.e.
the difference between back gate voltage and the local potential where the element lies.
These resistances connect the source and drain electrodes in a serial pattern. A larger N generally helps to increase calculation accuracy but also calculation time. Also, the length of each element should be large compared to graphene's lattice constant for the resistance model to be valid.
N=1000 is used in the calculation and the length of each element is 10 µm/1000=10nm≈ 40*graphene's lattice constant.
The local potentials at the boundaries of these 1000 elements are denoted 1 = (source), 2 , 3 , … 1000 , and 1001 and the resistances of these elements are denoted 1 , 2 , 3 , … 1000 . The current I is consistent throughout the circuit. As a result, we have
where i runs from 1 to N.
The graphene elements' resistances, , are determined by the local gate voltages, -(for short elements ≈ +1 ). For our device, the relation between these two can be fitted from our measurement:
(Note that since we are interested only in potential distributions, absolute unit for R or I is not essential).
Now with a given value of , 1 = and a trial solution I', the value of 1001 can be calculated and compared with . A new trial solution can be generated according to the comparison result.
In this way we can solve for I recursively with desired accuracy and also the channel potential distribution as well as average potential (a uniform potential value throughout the channel if the same current is to be sustained).
When both the source and back gate is grounded, and =1V, the average channel potential is calculated to be 0.64 V. 
where εSiO2 is the dielectric constant of silicon oxide, and CAl2O3 is the capacitance of top gate dielectric (~270 nF/cm 2 ). , (S12)
The derived data is also summarized in Table S1 . We note that the calculated oxide thickness from both effects (bias induced gating effect and dual-gate effect) are a litter higher than those determined by ellipsometer measurement. The difference could be due to the interlayer distance between graphene and silicon, as well as the effect of thin depletion region inside highly doped silicon.
